





FIG.\_1






**FIG.. 3** **FIG.. 3A** **FIG.. 3B**





6 / 21


**FIG. 4A****FIG. 4B****FIG. 4**


7 / 21


FIG.\_5





**FIG.\_6**

**FIG.\_ 6B**

**FIG.\_ 6C**

**FIG.\_7**

**FIG.\_-8**

**FIG.\_8B**









FIG.\_8C




**FIG..- 10****FIG. - 10A**

**FIG.\_ 10B**







## **FIG.\_12**

### **FIG.\_12A**

Top Level Floor Plan

1200

LSI\_SCAN\_IN[2:0]

Data path instance pins:  
TxD\_ECC\_EN[#]  
TxD\_ECC\_TERM[#]  
TxD\_ECC\_RCV[#]

RxD\_ECC\_PCI[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]  
RxD\_ECC\_SDR[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]

Scan input routing
TX_DATA0
RX_DATA0

AD\_ECC\_EN[0]  
AD\_ECC\_OUT[0]  
AD\_ECC\_TERM[0]  
AD\_ECC\_RCV[0]  
AD\_ECC\_IN[0]



Control and clock instance pins:

TxCBE\_EN[#]  
TxCBE\_TERM[#]  
TxCBE\_RCV[#]  
RxCBE\_PCI[#]  
TxCBE[#]  
RxCBE\_DDR[#]  
RxCBE\_SDR[#]

STROBE\_N  
SEL\_TX\_LOOP  
ENABLE\_RX\_FIFO  
SEL\_TX\_DDR  
SEL\_TX\_PCI  
LSI\_SCAN\_MODE  
LSI\_SCAN\_SETRESETIN  
TX\_RESET\_N  
TX\_CCM\_CLK  
TX\_SSM\_CLK  
LSI\_SCAN\_ENABLE  
RX\_RESET\_N  
INIT\_RX\_FIFO\_N  
RX\_CCM\_CLK

Data path instance pins:

TxD\_ECC\_EN[#]  
TxD\_ECC\_TERM[#]  
TxD\_ECC\_RCV[#]

RxD\_ECC\_PCI[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]  
RxD\_ECC\_SDR[#]  
TxD\_ECC[#]  
RxD\_ECC\_DDR[#]

LSI\_SCAN\_OUT[2:0]  
LSI\_SCAN\_OUT\_LD[2:0]

TX_DATA9	AD_ECC_EN[9] AD_ECC_OUT[9] AD_ECC_TERM[9] AD_ECC_RCV[9] AD_ECC_IN[9]
RX_DATA9	CBE_EN[0] CBE_OUT[0] CBE_TERM[0] CBE_RCV[0] CBE_IN[0]
FSTROBE	
RX_CONTROL (data path0)	
RX_CLOCK	
SSTROBE	
RX_CONTROL (data path1)	CBE_EN[1] CBE_OUT[1] CBE_TERM[1] CBE_RCV[1] CBE_IN[1]
RX_CONTROL (FIFO)	
TX_CONTROL	
TX_CLOCK	
TX_DATA10	
RX_DATA10	AD_ECC_EN[10] AD_ECC_OUT[10] AD_ECC_TERM[10] AD_ECC_RCV[10] AD_ECC_IN[10]

TX_DATA19
RX_DATA19
Scan output routing

AD\_ECC\_EN[19]  
AD\_ECC\_OUT[19]  
AD\_ECC\_TERM[19]  
AD\_ECC\_RCV[19]  
AD\_ECC\_IN[19]

**FIG.. 12B**